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Ge1-xSnx alloys form a heterogeneous material system with high potential application in both 
optoelectronic and high speed electronics devices. The attractiveness of Ge1-xSnx lies in the 
ability to tune the semiconductor bandgap and electronic properties as a function of Sn 
concentration. Advances in Ge1-xSnx material synthesis have raised expectations recently, but 
there are considerable problems in terms of device demonstration. Although Ge1-xSnx thin films 
have been previously experimentally explored, in-depth studies of the electrical properties of 
Ge1-xSnx nanostructures are very limited, specifically nanowires grown via a bottom-up vapor-
liquid-solid (VLS) process using metal catalysts. In this study a detailed electrical investigation 
is presented of nominally undoped Ge1-xSnx bottom-up-grown nanowire devices with different 
Sn percentages (3-9 at.%). The entire device fabrication process is performed at relatively low 
temperatures, the maximum temperature being 440 °C. Device current modulation is 
performed through backgating from a substrate electrode achieving impressive on-off current 
(ION/IOFF) ratios of up to 105, showing their potential for electronic and sensor-based 
applications. Through an extensive parameter extraction routine it is clear that contact 
resistance (RC) extraction is essential for proper VLS-grown nanowire device electrical 
evaluation. Once the RC contribution is extracted and removed, parameter values such as 
mobility, can change significantly, by up to 70 % in this work. When benchmarked against 
other Ge1-xSnx electron devices, the VLS-grown nanowire devices have potential in 
applications where a high ION/IOFF ratio is important, and where thermal budget and processing 








Recently electronic miniaturization has reached fundamental physical constraints, 
therefore substantial efforts are being made in defining the performance limits and exploring 
new applications to overcome this, including the development of devices based on 3D 
nanostructures 1-3, many fabricated from bottom-up grown nanowires 4. In recent decades 
advances in nanowire synthesis and fabrication have led to the development of devices such as 
field effect transistors 5-6, logic circuits 7, sensing devices 8-9 and solar cells 10. Nevertheless, 
despite the great achievements reached with Si 5 continual semiconductor innovation has 
encouraged the exploration of new frontiers, such as developing III-Vs or other group IV 
semiconductors nanowires. 
Although remarkable results for Ge 11, GaN 12 and InAs 1 have been reported in the 
literature, nowadays GeSn, a relatively immature group IV semiconductor alloy, appears to be 
a very attractive material due to its fundamental properties. Several key factors have 
contributed to the advancement of Ge1-xSnx, such as the ability to tune its bandgap as a function 
of Sn concentration 13-14, higher electron and hole mobility compared to Si and Ge 15 and easy 
integration into the already well-established Si manufacturing technology platforms. Ge1-xSnx 
alloys enable a heterogeneous material system, usable both for optoelectronic purposes, e.g. 
lasers 16-17 and photodetectors 18-19, or for high speed electronics devices 20-21. 
Recently, chemically synthesized nanomaterials and bottom-up methodologies have 
been proposed to sustain the relentless progress in the development of new concepts for future 
electronics. These procedures may present advantages over the already consolidated top-down 
lithography process, such as the higher degree of structural and surface perfection even as the 
gate length is scaled, or the lower manufacturing cost. Specifically in the case of novel alloys 
such as Ge1-xSnx, to date, Ge1-xSnx nanowires have been developed in two different ways, either 
by using Ge nanowires as a template material in order to obtain Ge/GeSn anisotropic single 
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crystalline core-shell nanowires 22, or through metal-seed growth via gas phase 23-25 or solution-
based synthesis 26-27. 
In parallel, the modelling community have extracted parameters and models for Ge1-
xSnx of various compositions 28-31, for device design and have provided valuable insights into 
the physics of this complex alloy system 32-34. Improving the processing aspects, coupled with 
simulation analysis might lead to breakthrough results in future for Ge1-xSnx nanowires devices. 
 However, despite the extensive studies and the continuous improvement of Ge1-xSnx 
there are only few reports on the electronic properties of the Ge1-xSnx nanostructures 35. In the 
context of a bottom-up approach, there are limited reports on the implementation of bottom-up 
grown nanowires in FET-like devices. Only recently, Ge0.81Sn0.19 nanowires were shown to 
have higher conductivity compared to pure Ge nanowires by fabricating simple two and four 
terminal devices to individual nanowires 35. In contrast, top-down fabricated Ge1-xSnx 
nanostructures, based on the etching and doping of thin films, show promise as fin-like FET 
devices 36-37. 
Finally, the lack of literature concerning the electronic characterization of bottom-up 
grown GeSn nanowires, with different Sn concentrations, prevents us from benchmarking the 
performance of Ge1-xSnx nanostructures in various forms. In this article we report for the first 
time some of the most important FET electronic figures of merit for nominally undoped, VLS-
grown Ge1-xSnx nanowires, such as mobility, ION/IOFF ratio, subthreshold swing (SS) and 






A. Ge1-xSnx nanowire synthesis 
 Ge1-xSnx nanowires (with x ranging from 0.03 to 0.09) were grown via a liquid-injection 
chemical vapor deposition (LICVD) technique, as previously described 23-24. A continuous-
flow reaction was adopted for nanowire growth on Si (001) substrates, coated with AuAg 
(90:10 and 80:20) nanoparticle seeds, in a toluene medium using a LICVD technique. Solutions 
of diphenylgermane (DPG), the Ge precursor, and different Sn precursors 
(allyltributylstannane (ATBS) and tetraethyltin (TET)) in anhydrous toluene were injected into 
the metal reaction cell using a syringe pump at a constant rate of 0.025 ml min-1 with a parallel 
flow of H2/Ar at a rate of 0.5 sccm. The growth temperature was set at 440 °C. Post-grown 
nanowires were washed with dry toluene and dried under N2 flow for further characterization. 
 
B. Ge1-xSnx nanowire device processing 
 A schematic representation of the process flow used to contact Ge1-xSnx nanowires is 
shown in Figure 1. Nanowires with different mean Sn contents (Ge0.97Sn0.03, Ge0.94Sn0.06, and 
Ge0.91Sn0.09) were transferred onto a highly p-doped Si substrate with a thermally grown SiO2 
layer (250 nm thick) and with predefined macroscopic Ti-Au metal bonding pads. The Si/SiO2 
pre-patterned wafer was cleaned using a dip it for 30 sec in acetone, 30 sec in isopropyl alcohol 
and subsequently rinsed it under deionised (DI) water for another 30 sec. After the cleaning 
stage the nanowires were dropped onto the substrate and prior to electron beam lithography 
(EBL) processing, each sample was analyzed with a scanning electron microscope (SEM), to 
detect the nanowire spreading density on the wafer surface. After inspection, source-drain 
(S/D) contacts were fabricated; each sample was covered by a polymethyl methacrylate 
(PMMA) photoresist layer and subsequently exposed at 10 keV to create patterned structures. 
Directly after the S/D contacts exposure the samples underwent native oxide removal from the 
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unmasked surface; they were dipped for 10 sec in a buffered oxide etch (BOE) solution (6 parts 
40 % NH4F and 1 part in 4 of 9 % HF), 30 sec in DI and subsequently dried with a nitrogen 
gun. Metallisation of the contacts (25 nm of Ni and 35 nm of Au) was deposited in a FC2000 
electron beam evaporator at a pressure of 6.6 × 10-5 Pa. Finally, the devices were inspected by 
SEM and electrical measurements was carried out at room temperature to extract the electrical 
performance of the Ge1-xSnx nanowires. 
 
Figure 1: (a) Illustrative image of the contacting scheme for the bottom-up grown 
nanowires. (b) A schematic representation of the Ge1-xSnx nanowire device process flow used 
in this study. (c) A close-up schematic and finally (d) and (e) are representative SEM images 
of Ge1-xSnx nanowire device. 
 
C. Ge1-xSnx nanowire device characterisation  
 Bottom-up grown Ge1-xSnx nanowires were imaged on a FEI Helios NanoLab 600i 
SEM and the devices developed were investigated on the Zeiss Supra55VP SEM. All energy-
dispersive X-ray (EDX) measurements for Sn content determination were recorded in high-
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angle annular dark-field mode in the FEI Helios NanoLab 600i operating at 30 kV and 0.69 nA 
with an attached Oxford X-Max 80 detector. The error in the EDX measurements was a 
standard error of ±0.5 at. %. High-resolution scanning transmission electron microscope 
(STEM) imaging and electron energy loss spectroscopy (EELS) mapping was performed using 
a Nion UltraSTEM100 microscope, operated at 100 kV. Electrical measurements at room 
temperature were carried out with a Cascade semiautomatic prober station and an Agilent (HP) 
4156C Parameter Analyser. To minimize the influence of the light the measurements were 
made in a dark ambient with a detected leakage current in the range of pico Amperes. 
 
III. RESULTS AND DISCUSSION 
A. Structural analysis 
 Ge1-xSnx nanowires were synthesized using a VLS procedure employing a gold-silver 
(AuAg) alloy as metal seeds. Variation of different growth parameters, e.g. precursors, 
temperature, stoichiometry of the AuAg alloy catalyst etc., resulted in Ge1-xSnx alloy nanowires 
with different mean Sn contents ranging from 3 - 9 at.%. We have detailed the fabrication 
process and influence of growth parameters on the morphology, crystal structure and 
stoichiometry of the Ge1-xSnx nanowires in previous publications 23-24. Most importantly, the 
morphological quality, e.g. uniform diameter, minimal Sn clustering etc., of the nanowires was 
intact for all the three nanowires concentration investigated 38. An SEM image of Ge1-xSnx (x 
= 0.09) nanowires grown at 440 °C using a Au0.80Ag0.20 catalyst and TET as the precursor can 
be seen in Figure 2(a). Sn incorporation was confirmed via EDX point analysis on the 
nanowires, which showed a typical standard deviation of 0.6-1.2 at.% from the average Sn 
content 38. EDX maps were also generated to confirm the homogenous distribution of Sn in the 
nanowires, which is crucial to verify the accurate electrical performance of the nanowires (see 
Figure 2(b)). Determining the structural quality of the Ge1-xSnx nanowires is also imperative 
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for its device implementation. Generally, the crystal structure of the alloy nanowires, with 
various Sn incorporation, exhibited a 3C lattice arrangement without any stacking faults and 
twin boundaries. A representative dark field STEM image and corresponding fast Fourier 
transformation (FFT), shown in Figure 2(c), confirmed the single crystalline nature of the Ge1-
xSnx (x = 0.09) nanowires with a <111> crystal growth direction.  
 
Figure 2: (a) Representative SEM image of Ge1-xSnx (x=0.09) nanowires. (b) EDX mapping 
and corresponding high-angle annular dark-field (HAADF) image for Ge and Sn in a Ge1-
xSnx nanowire with 9 at.% of Sn. (c) Lattice-resolved STEM HAADF image recorded from 
the core of an alloy nanowire showing its single crystalline nature. Corresponding FFT is 
shown in the inset. 
 
B. Electrical analysis and parameter extraction   
 The electrical field effect characteristics of the nominally undoped Ge1-xSnx nanowires 
were determined; thus the transfer characteristics (Id-Vg) obtained highlight the electrical 
properties of these nanowires as a function of Sn concentration. Prior to electrical testing 
nanowire was imaged by SEM to confirm the morphological quality of the devices and to 
determine the device geometry, e.g. channel length and nanowire diameter. 
 Firstly, each device was analyzed for current conduction using top contacts (see Figure 
1) with the backgate electrode set to 0 V. As expected, since the material is unintentionally 
doped Ids-Vds characteristics with Vbg = 0 , show close to linear behavior through the origin, as 
seen Figure 3. The quasi-linear electrical features from most of the nanowires indicates non-
ideal contacts between the electrode and the nanowires, possibly due to the presence of an 
9 
 
oxide layer at the contact point and/or the relatively low dopant concentrations within the 
nanowires themselves.  
 
Figure 3: Representative Id-Vd inspection (Vbg = 0 V) for the three different nanowire 
samples; (a) is Ge0.97Sn0.03, (b) is Ge0.94Sn0.06 (c) Ge0.91Sn0.09.  
 
 After the preliminary inspection of the contact behavior, transfer characteristic 
measurements were performed by sweeping the backgate voltage between -10 V to 10 V and 
setting the S/D bias voltage as -0.2 or -1 V. The measurement range was carefully selected to 
prevent damage of nanowires from high current densities and subsequent partial degradation 
of the devices. Figure 4 shows representative Ids-Vbg transfer characteristics of the nanowires 
as a function of the Sn content and highlights their ability to modulate the current at all Sn 
concentrations investigated, even without intentional doping. Although the nanowires were 
nominally undoped, Figure 4 shows that they all display p-type semiconductor features. These 
characteristics are similar to those previously observed for undoped VLS-grown Ge nanowires, 
which tend to accumulate holes due to the formation of a negative trapped charge layer at the 
semiconductor surface 39. Furthermore, defects in bulk Ge tend to produce p-type charges, for 
example Romano et al. 40 showed that damage from Ge ion implants into Ge created p-type 
carriers. Even though our nanowires were not ion implanted, intrinsic point defects within the 




Figure 4: (Top row) Representative room temperature Id-Vbg characteristics for Ge0.97Sn0.03, 
Ge0.94Sn0.06 and Ge0.91Sn0.09 nanowires with two different Vd values (-0.2V and -1V). (Bottom 
row) Representative SEM images of typical nanowire devices with 3, 6, and 9 at.% of Sn in 
(a), (b), and (c) respectively. 
  
 Extraction of threshold voltages (Vth) was carried out using the transconductance 
derivative methodology at low drain voltages 41. Vth variation as a function of Sn concentration 
in the nanowire is shown in Figure 5. Mean Vth values were calculated in order to compare 
alloy nanowires with different Sn incorporation. We speculated that the Vth variation might 
derive from the negative surface charge layer given by the GeSn oxides or from the underlying 
SiO2 layer. The overlying GeSn oxide layers, being a source of traps, might lead to a more 




Figure 5: Box plot for the Vth extracted as a function of the Sn % in the Ge1-xSnx nanowires. 
The black text shows the mean number per data set, while all the values measured are 
presented as scatter points. 
 
 
 In addition, the ION/IOFF ratio, sub-threshold slope (SS), and gm have also been extracted 
from the electrical characteristics considering 30 % of the Vgs swing, below Vth, is assigned to 
the off state while the remaining 70 % is assigned to the on state 1. Since all of the devices 
fabricated show very wide variations, as was shown for Vth in Figure 5, a mean value has been 
estimated for each extracted electrical parameter. This methodology allows us to obtain trends 
based on the Sn concentration, as shown in Figure 6. The highest individual device ION/IOFF 
ratio of 105 was observed for Ge0.97Sn0.03 nanowires, with this ratio decreasing with increasing 
Sn content; due to the relative increase in IOFF resulting from a reduction in the bandgap of the 
nanowires. 
 Concerning SS, values were extracted at the midpoint of the subthreshold characteristic. 
As expected, using a back-biasing device architecture, the values reported are quite large 
compared with a typical top-gate biasing FET device. The mean value of the SS varied from 
2164 mV/dec, obtained for Ge0.97Sn0.03 nanowires, to 1525 mV/dec for Ge0.91Sn0.09 nanowires. 
The minimum SS values obtained for individual nanowires were 1081 mV/dec for Ge0.97Sn0.03, 
426 mV/dec for Ge0.94Sn0.06 and 829 mV/dec for Ge0.91Sn0.09 respectively. Despite the 
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magnitude of the SS variation for each set of nanowires, it was possible to observe a mean 
decrease in SS with increasing Sn content. Top-gating and a gate-all-around device architecture 
would be necessary to further reduce these SS values. 
 Conversely, mean transconductance values (𝑔𝑔𝑚𝑚 = 𝛿𝛿𝐼𝐼𝐼𝐼/𝛿𝛿𝑉𝑉𝑉𝑉𝑉𝑉) decreased with 
increasing Sn content in the nanowires. The mean value varied between 0.02-0.09 µS with the 
maximum value of 0.28 µS obtained for Ge0.97Sn0.03 nanowires. All of the mean values 
extracted are summarised in Table 1. 
 
Figure 6: ION/IOFF, SS, and gm extracted from Ge1-xSnx nanowire FET devices, as a function 
of the Sn concentration. 
 
Table 1: Summary of the mean values obtained for Ge1-xSnx nanowire FET devices as a 
function of the Sn concentration. 
Ge1-xSnx 
nanowires 
  Electrical parameters 
ION/IOFF ratio SS (mV/dec) gm (µS) Vth (V) 
Ge0.97Sn0.03 2.28×104 2164 0.095 -1 
Ge0.94Sn0.06 5.32×103 1870 0.047 -0.66 
Ge0.91Sn0.09 7.80×102 1525 0.032 -4.52 
 
 
 The trends shown in Figure 6 and in Table 1 can be understood by taking into account 
gate electrostatic effects. Generally, in a p-type device for Vg > 0 holes are depleted from the 
channel. This effect leads to a decrease in the conductivity while the opposite behavior will 
happen for Vg < 0. However, in our case, since the devices shows p-type behavior, by reducing 
Vg we observe a remarkable off current increment due to band bending in the channel. The off 
current increment and the theoretical reduction of the bandgap with increasing Sn content 
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explains the good electrical performance for the Ge1-xSnx nanowires, with a Sn content up to 6 
at.%. Beyond 6 at.%, based on our data, the Ge1-xSnx alloys become difficult to control, due the 
small bandgap expected, for electronic applications particularly in a back-gate device 
architecture, due to the lower electrostatic control compared to a top-gate or gate-all-around 
architecture. 
 Figure 7 shows a plot of ION/IOFF ratios as a function of nanowire width for all three 
different Sn compositions. There appears to be little or no correlation between ION/IOFF ratios 
and nanowire diameter, although the nanowires are relatively large for such a junctionless 
transistor design. Also the nanowires are undoped, meaning they are likely to be fully depleted 
when off, and in accumulation when on. 
 
Figure 7: Scatter plot of ION/IOFF as a function of nanowire width for the three different Sn 
compositions. 
 
 Considering the linear region of the I-V curves obtain for the nanowires carrier 
mobilities were extracted from the transfer characteristics using equation 1: 
µ =  𝑔𝑔𝑚𝑚𝐿𝐿/(𝑊𝑊𝑊𝑊𝑉𝑉𝑠𝑠𝐼𝐼) (1) 
where L and W are respectively the nanowire length and width, 𝑉𝑉𝑠𝑠𝐼𝐼  is the bias between source 
and drain; C is the capacitance for a backgated nanowire device 6 obtained using equation 2: 
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with ε as the dielectric constant of the SiO2 layer of h thickness, and d is nanowire diameter. 
Taking into consideration nanowire diameters the carrier mobility was extracted for all of the 
devices using the maximum gm value. The mean carrier mobility was evaluated for the three 
different Sn compositions, with values of 2.67, 8.51 and 11.87 cm2/Vs obtained for Ge0.97Sn0.03, 
Ge0.94Sn0.06 and Ge0.91Sn0.09 nanowires respectively. 
 
C. Contact resistance evaluation and subsequent parameter extraction 
The values obtained using this methodology tend to underestimate Vth and carrier 
mobility due to the non-negligible contribution of the contact resistance. Therefore to take into 
account the contact resistivity contribution, the Y function method was used 42 to extract both 








𝐿𝐿 𝜇𝜇0𝑊𝑊0𝑥𝑥𝑉𝑉𝐼𝐼𝑠𝑠)(𝑉𝑉𝑉𝑉𝑠𝑠 − 𝑉𝑉𝑡𝑡ℎ) (3) 
to extract the carrier mobility and the Vth from the slope and the intercept of the curve, as shown 
in Figure 8. In addition, using the Y-function methodology we estimated the contact resistance 





� − 1� /(𝑉𝑉𝑉𝑉𝑠𝑠 − 𝑉𝑉𝑡𝑡ℎ) (4) 




 considering that at large values of Vgs (𝑉𝑉𝑉𝑉𝑠𝑠 − 𝑉𝑉𝑡𝑡ℎ = 10𝑉𝑉) 𝜃𝜃0 the mobility 
degradation factor related to the channel scattering is negligible 43 and the major contribution 
comes from the second term; see Figure 8(a) and (b). Figure 8(c) shows the Vth variation after 
the removal of the RC contribution. It is possible to see that the Vth decreases drastically 
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compared with previous data in Figure 5 for Ge0.97Sn0.03 and Ge0.91Sn0.09 nanowires 
respectively, changing from -1 to -7.25 V and from -4.25 to -9.25 V; while for Ge0.94Sn0.06 Vth 
shows a different trend moving from -0.66 to -0.25 V. This highlights the importance of 
extracting and removing the RC contribution when estimating electrical parameters from these 
type of nanowire devices. 
Figure 8(d) shows the mobility extracted considering the Y function in equation 3; it is 
noteworthy that mobility data reported earlier do not take into account the contribution of the 
contact resistance (2.67 cm2/Vs for Ge0.97Sn0.03, 8.51 cm2/Vs for Ge0.94Sn0.06 and 11.87 cm2/Vs 
for Ge0.91Sn0.09). With the contribution of RC accounted for, the μ values become 4.25 cm2/Vs 
for Ge0.97Sn0.03, 14.54 cm2/Vs for Ge0.94Sn0.06 and 14.80 cm2/Vs for Ge0.91Sn0.09 respectively. 
Therefore from Figure 8(d) it is evident that for all nanowires the mean carrier mobility 
increases by 60, 70, and 25 % for Ge0.97Sn0.03, Ge0.94Sn0.06 and Ge0.91Sn0.09 respectively on 





Figure 8: (a) Y function and contact resistance extraction for a representative 6 at.% Sn 
nanowire device. (b) RC extracted as a function of the Sn concentration, (c) and (d) show 
respectively Vth and mobility trends after the Y function application. In red there are data 
related to 3 at.% Sn, in green data related to 6 at.% Sn and in blue data related to 9 at.% 
Sn. 
 
Data extracted are in accordance with previous results 44, where the carrier mobility 
increases as a function of the Sn concentration due to the proportional increment of the channel 
compressive strain which boosts the hole mobility; whilst the major mobility limitations are 
the phonons and alloy scattering. Note, as expected in a structure like a nanowire, with surfaces 
on all sides, and consequently enhanced surface carrier scattering, the mobility values are lower 
than those extracted in thick-films which have minimal surface scattering effects 37, 45-49. 
 
D. Figures of merit comparison for different Ge1-xSnx architectures and devices 
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Table 2 and Fig. 9 shows the comparison among the most common electrical parameters 
obtained to date with different device architectures and GeSn channel compositions 
considering process temperatures below 1000 °C 48-54. 
Table 2: Electrical parameters comparison for the most important figures of merit extracted 
from different Ge1-xSnx device structures. Data related to this work has been highlighted with 
red, green and blue as a function of the different Sn concentrations, namely 3, 6, and 9 at.%. 
Year 2019, this work 2019 50 2019 48 2018 49 2017 52 2016 51 2015 53 2014 54 
Sn% 9 6 3 4 5 5 2 0 2 3 
Proc.













































2.3×104 5.3×103 7.8×102 1.2×102 2.8×105 1.7×104 ≈ 101 2 ×103 3×102 ≈ 105 
 
 
 Of note, all the documents data shown in Table 2, except for this work, refers to top or bottom 
gated planar FET devices. Nevertheless, it is possible to see that the data obtained from our 
study are comparable. Figure 9(a) shows the mobility data obtained as a function of Ge1-xSnx 
channel composition; most of data-points are located between 0 to 50 cm2/Vs with the 
exception of 48 and 53 which show mobility values of 162 and 423 cm2/Vs respectively. 
Moreover, considering the extreme sensitivity of the material with respect to temperature, 
Figure 9(b) reports ION/IOFF ratio as a function of the maximum process temperature used, 
where it is possible to observe decreasing ION/IOFF at temperatures approaching 1000 °C. Figure 
9(c) shows ION/IOFF ratio data versus mobility for our nanowires benchmarked against planar 
structures previously reported in the literature. Figure 9(d) highlights how our VLS-grown 
nanowires compare with planar device architectures, in terms of ION/IOFF ratios versus Sn 
concentration. Overall, considering Sn content, processing temperature and device figures of 
merit our bottom-up grown Ge1-xSnx nanowires have potential in applications where a high on-
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to-off current ratio is important, and in particular where the thermal budget and processing 
temperature are needed to be kept to a minimum. 
 
Figure 9: Electrical parameter comparison with previous works found in literature (a) 
mobility as a function of different Sn concentration,(b) ION/IOFF ratio as a function of the 
process temperature, (c) ION/IOFF ratio versus mobility for Ge1-xSnx nanowires and planar 
structures, (d) ION/IOFF ratio as a function of Sn content. 
 
A concluding remark from this study is that for high speed device applications 
Ge0.97Sn0.03 VLS-grown nanowires appear to be the best material candidate. Nevertheless 
considering the data variability; as pointed out beforehand; further studies on the surface states 
and on the metal-semiconductor contacts 55-56 should be addressed in order to reduce the data 






 A comprehensive investigation has been made on the electrical performance of 
Ge0.97Sn0.03, Ge0.94Sn0.06 and Ge0.91Sn0.09 VLS-grown nanowires which were fabricated using a 
relatively low-temperature process; with a maximum temperature of only 440 °C. From the 
transfer characteristics, obtained by sweeping the backgate at low Vds voltage, several electrical 
parameters such as the ION/IOFF ratio, SS, gm and mobility were extracted. Comparing the 
different Sn content in the nanowires it appears that the best electrical performance was 
obtained for Ge0.97Sn0.03 nanowires, due to the intrinsic characteristic of the material. The data 
extracted in this study represents one of the first in depth electrical investigations of Ge1-xSnx 
nanowires which could potentially be used to calibrate on-going modelling studies, e.g. 
quantisation phenomena as a function of channel length reduction. Finally, in comparing Ge1-
xSnx device figures of merit, the VLS bottom-up grown have a clear advantage over other 
fabrication routes, in that the maximum process temperature is only 440 °C, which is relatively 
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